2424 search results - page 329 / 485 » The High Level Architecture for Simulations |
203
click to vote
ASPLOS
2004
ACM
16 years 21 hour ago
2004
ACM
Increased integration in the form of multiple processor cores on a single die, relatively constant die sizes, shrinking power envelopes, and emerging applications create a new cha...
163
click to vote
VLSID
2006
IEEE
16 years 7 months ago
2006
IEEE
SoC design methodologies are under constant revision due to adoption of fast shrinking process technologies at nanometer levels. Nanometer process geometries exhibit new complex d...
151
click to vote
ICAI
2008
15 years 8 months ago
2008
coarse procedures or very abstract frames from the point of view of algorithm, because some crucial issues like the representation, evolution, storage, and learning process of conc...
150
click to vote
JCS
1998
15 years 6 months ago
1998
Multilevel transactions have been proposed for multilevel secure databases; in contrast to most proposals, such transactions allow users to read and write across multiple security...
182
click to vote
ISCA
2010
IEEE
15 years 5 months ago
2010
IEEE
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing ...