2424 search results - page 321 / 485 » The High Level Architecture for Simulations |
189
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
The increasing use of Multiprocessor Systems-on-Chip (MPSoCs) for high performance demands of embedded applications results in high power dissipation. The memory subsystem is a la...
222
click to vote
HPCA
2006
IEEE
16 years 7 months ago
2006
IEEE
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
167
click to vote
ICCAD
2001
IEEE
16 years 3 months ago
2001
IEEE
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computatio...
162
click to vote
IROS
2009
IEEE
16 years 1 months ago
2009
IEEE
— This paper discusses the mechanical kinematics solutions and design aspects of the biped robot SHERPA, a bipedal platform able to walk and carry load. Starting from the analysi...
163
click to vote
ISCA
2007
IEEE
16 years 27 days ago
2007
IEEE
While Sequential Consistency (SC) is the most intuitive memory consistency model and the one most programmers likely assume, current multiprocessors do not support it. Instead, th...