2424 search results - page 294 / 485 » The High Level Architecture for Simulations |
188
click to vote
TC
2011
15 years 1 months ago
2011
—CMOS scaling has long been a source of dramatic performance gains. However, semiconductor feature size reduction has resulted in increasing levels of operating temperatures and ...
218
click to vote
DAC
2012
ACM
13 years 9 months ago
2012
ACM
Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more ...
208
click to vote
SIGMETRICS
1995
ACM
15 years 10 months ago
1995
ACM
Synthesizing architectural requirements from an application viewpoint can help in making important architectural design decisions towards building large scale parallel machines. I...
155
click to vote
CERA
2010
15 years 6 months ago
2010
Multilevel design problems are typically decomposed into a hierarchy of distributed and strongly coupled sub-problems, each solved by design teams with specialized knowledge and t...
161
click to vote
INFOCOM
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—In this paper, we present MobTorrent, an ondemand, user-driven framework designed for vehicles which have intermittent high speed access to roadside WiFi access points (...