Sciweavers

2424 search results - page 288 / 485
» The High Level Architecture for Simulations
Sort
View
PACS
2000
Springer
110views Hardware» more  PACS 2000»
15 years 10 months ago
Compiler-Directed Dynamic Frequency and Voltage Scheduling
Dynamic voltage and frequency scaling has been identified as one of the most effective ways to reduce power dissipation. This paper discusses a compilation strategy that identifies...
Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao
ICIP
2003
IEEE
16 years 8 months ago
Generalized motion compensation and arithmetic coding for matching pursuit coder
Matching pursuit (MP) based video coder represents an effective alternative to conventional block based DCT based architectures[I]. In this paper we propose a generalized motion c...
Kazuo Sugimoto, Fulvio Moschetti, Sadaatsu Kato, M...
TPDS
2002
118views more  TPDS 2002»
15 years 6 months ago
A Study of Adaptive Forward Error Correction for Wireless Collaborative Computing
This paper addresses the problem of reliably multicasting Web resources across wireless local area networks (WLANs) in support of collaborative computing applications. An adaptive ...
Philip K. McKinley, Chiping Tang, Arun P. Mani
IJON
2011
90views more  IJON 2011»
14 years 10 months ago
Fault tolerant machine learning for nanoscale cognitive radio
We introduce a machine learning based classifier that identifies free radio channels for cognitive radio. The architecture is designed for nanoscale implementation, under nanosc...
Joni Pajarinen, Jaakko Peltonen, Mikko A. Uusitalo
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
16 years 7 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria