Sciweavers

2424 search results - page 287 / 485
» The High Level Architecture for Simulations
Sort
View
PPOPP
2006
ACM
16 years 18 days ago
POSH: a TLS compiler that exploits program structure
As multi-core architectures with Thread-Level Speculation (TLS) are becoming better understood, it is important to focus on TLS compilation. TLS compilers are interesting in that,...
Wei Liu, James Tuck, Luis Ceze, Wonsun Ahn, Karin ...
GCC
2004
Springer
16 years 1 days ago
Trust Establishment in Large Scale Grid Settings
Trust establishment is hard in grid architecture by the ad hoc nature. To set up trust in large scale of network is more difficult. In this paper, we propose an automatic key manag...
Bo Zhu, Tieyan Li, Huafei Zhu, Mohan S. Kankanhall...
APCSAC
2003
IEEE
15 years 12 months ago
L1 Cache and TLB Enhancements to the RAMpage Memory Hierarchy
The RAMpage hierarchy moves main memory up a level to replace the lowest-level cache by an equivalent-sized SRAM main memory, with a TLB caching page translations for that main mem...
Philip Machanick, Zunaid Patel
VR
2003
IEEE
200views Virtual Reality» more  VR 2003»
15 years 12 months ago
The blue-c Distributed Scene Graph
In this paper we present a distributed scene graph architecture for use in the blue-c, a novel collaborative immersive virtual environment. We extend the widely used OpenGL Perfor...
Martin Näf, Edouard Lamboray, Oliver G. Staad...
IWDC
2001
Springer
210views Communications» more  IWDC 2001»
15 years 11 months ago
Access Control Protocols for Interconnected WDM Rings in the DAVID Metro Network
DAVID (Data And Voice Integration over D-WDM) is a research project sponsored by the European Community aimed at the design of an optical packet-switched network for the transport ...
Andrea Bianco, Giulio Galante, Emilio Leonardi, Fa...