Sciweavers

2424 search results - page 281 / 485
» The High Level Architecture for Simulations
Sort
View
IJCNN
2007
IEEE
16 years 29 days ago
Encoding Complete Body Models Enables Task Dependent Optimal Behavior
— Many neural network models of (human) motor learning focus on the acquisition of direct goal-to-action mappings, which results in rather inflexible motor control programs. We ...
Oliver Herbort, Martin V. Butz
TGC
2007
Springer
16 years 23 days ago
Type-Safe Distributed Programming with ML5
Abstract We present ML5, a high level programming language for spatially distributed computing. The language, a variant of ML, allows an entire distributed application to be develo...
Tom Murphy VII, Karl Crary, Robert Harper
IPPS
2006
IEEE
16 years 20 days ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...
ISCAS
2006
IEEE
163views Hardware» more  ISCAS 2006»
16 years 20 days ago
ASIC hardware implementation of the IDEA NXT encryption algorithm
— Symmetric-key block ciphers are often used to provide data confidentiality with low complexity, especially in the case of dedicated hardware implementations. IDEA NXT is a nov...
Marco Macchetti, Wenyu Chen
181
Voted
RSP
2006
IEEE
102views Control Systems» more  RSP 2006»
16 years 20 days ago
Rapid Resource-Constrained Hardware Performance Estimation
In a hardware-software co-design environment, an application is partitioned into modules. Each module is then mapped either to software or to hardware. The mapping process is driv...
Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrish...