Sciweavers

2424 search results - page 267 / 485
» The High Level Architecture for Simulations
Sort
View
ICCD
1999
IEEE
115views Hardware» more  ICCD 1999»
15 years 11 months ago
Customization of a CISC Processor Core for Low-Power Applications
This paper describes a core-customization process of a CISC processor core for a given application program. It aims at the power reduction in the CISC processor core by fully util...
You-Sung Chang, Bong-Il Park, In-Cheol Park, Chong...
FLAIRS
2004
15 years 8 months ago
Agent-based Players for a First-person Entertainment-based Real-time Artificial Environment
The necessity for improved players and opponents in firstperson entertainment-based real-time artificial environments has inspired our research into artificial game players. We em...
G. Michael Youngblood, Lawrence B. Holder

Publication
78views
15 years 10 months ago
Chloroplast microsatellites: measures of genetic diversity and the effect of homoplasy
Chloroplast microsatellites have been widely used in population genetic studies of conifers in recent years. However, their haplotype configurations suggest that they could have hi...
Navascués, M. & Emerson, B. C.
QSHINE
2005
IEEE
16 years 6 days ago
Adaptive Low-Complexity Erasure-Correcting Code-Based Protocols for QoS-Driven Mobile Multicast Services
—We propose an adaptive hybrid automatic repeat request–forward error correction (ARQ–FEC) erasure-correcting scheme for quality of service (QoS)-driven mobile multicast serv...
Qinghe Du, Xi Zhang
ISCA
2011
IEEE
386views Hardware» more  ISCA 2011»
14 years 10 months ago
Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
Emerging memory technologies such as STT-RAM, PCRAM, and resistive RAM are being explored as potential replacements to existing on-chip caches or main memories for future multi-co...
Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xi...