Sciweavers

2424 search results - page 266 / 485
» The High Level Architecture for Simulations
Sort
View
DAC
1994
ACM
15 years 10 months ago
Automatic Verification of Pipelined Microprocessors
Abstract - We address the problem of automatically verifying large digital designs at the logic level, against high-level specifications. In this paper, we present a methodology wh...
Vishal Bhagwati, Srinivas Devadas
TVLSI
2008
151views more  TVLSI 2008»
15 years 6 months ago
Guest Editorial Special Section on Design Verification and Validation
ion levels. The framework also supports the generation of test constraints, which can be satisfied using a constraint solver to generate tests. A compositional verification approac...
I. Harris, D. Pradhan
ISCA
2006
IEEE
114views Hardware» more  ISCA 2006»
16 years 20 days ago
Ensemble-level Power Management for Dense Blade Servers
One of the key challenges for high-density servers (e.g., blades) is the increased costs in addressing the power and heat density associated with compaction. Prior approaches have...
Parthasarathy Ranganathan, Phil Leech, David E. Ir...
CASES
2007
ACM
15 years 10 months ago
Performance-driven syntax-directed synthesis of asynchronous processors
The development of robust and efficient synthesis tools is important if asynchronous design is to gain more widespread acceptance. Syntax-directed translation is a powerful synthe...
Luis A. Plana, Doug A. Edwards, Sam Taylor, Luis A...
MASCOTS
2008
15 years 8 months ago
Modeling Software Contention using Colored Petri Nets
Commercial servers, such as database or application servers, often attempt to improve performance via multithreading. Improper multi-threading architectures can incur contention, ...
Nilabja Roy, Akshay Dabholkar, Nathan Hamm, Lawren...