2424 search results - page 242 / 485 » The High Level Architecture for Simulations |
161
click to vote
VLSID
2002
IEEE
16 years 7 months ago
2002
IEEE
Predictive delay analysis is presented for a representative CMOS inverter with submicron device size using PREDICTMOS MOSFET model. As against SPICE, which adopts a time consuming...
134
click to vote
DAC
1994
ACM
15 years 10 months ago
1994
ACM
Acyclic partitioning on combinational boolean networks has wide range of applications, from multiple FPGA chip partitioning to parallel circuit simulation. In this paper, we prese...
160
Voted
SIPS
2007
IEEE
16 years 26 days ago
2007
IEEE
Linear amplifier with nonlinear components (LINC) is a power amplifier (PA) linearization technique which offers both high PA efficiency and high linearity of wireless transmitter...
226
click to vote
RSP
2005
IEEE
16 years 5 days ago
2005
IEEE
Embedded signal processing systems are usually associated with real-time constraints and/or high data rates so that fully software implementation are often not satisfactory. In th...
162
click to vote
ISLPED
2005
ACM
16 years 5 days ago
2005
ACM
The emphasis in microprocessor design has shifted from high performance, to a combination of high performance and low power. Until recently, this trend was mostly true for uniproc...