2424 search results - page 236 / 485 » The High Level Architecture for Simulations |
199
click to vote
ACSAC
2007
IEEE
16 years 28 days ago
2007
IEEE
The growth of the applications and services market for mobile devices is currently slowed down by the lack of a flexible and reliable security infrastructure. The development and...
181
click to vote
ISPA
2007
Springer
16 years 22 days ago
2007
Springer
The Cell processor is a typical example of a heterogeneous multiprocessor-on-chip architecture that uses several levels of parallelism to deliver high performance. Closing the gap ...
182
click to vote
DATE
2006
IEEE
16 years 19 days ago
2006
IEEE
This paper presents a new operation chaining reconfigurable scheduling algorithm (CRS) based on list scheduling that maximizes instruction level parallelism available in distribut...
175
click to vote
INTERSENSE
2006
ACM
16 years 16 days ago
2006
ACM
— There is growing interest in the networked sensing community in the technique of macroprogramming, where the end-user can design a system using a high level description without...
158
click to vote
DATE
2003
IEEE
15 years 12 months ago
2003
IEEE
Abstract— This paper introduces a transformational design method which can be used to map code written in a high level source language, like C, to a coarse grain reconfigurable ...