2424 search results - page 229 / 485 » The High Level Architecture for Simulations |
173
click to vote
IBERAMIA
1998
Springer
15 years 10 months ago
1998
Springer
This paper 1 attempts to characterise a unifying overview of the practice of software engineers, AI designers, developers of evolutionary forms of computation, designers of adapti...
178
click to vote
ACSD
2001
IEEE
15 years 10 months ago
2001
IEEE
Synchronous languages allow a high level, concurrent, and deterministic description the behavior of reactive systems. Thus, they can be used advantageously for the programming of ...
149
click to vote
ICISC
2004
15 years 8 months ago
2004
Steganography embeds a secret message in an innocuous cover-object. This paper identifies three cover-specific redundancies of executable programs and presents steganographic techn...
146
click to vote
APCSAC
2005
IEEE
16 years 6 days ago
2005
IEEE
Moore’s law describes the growth in on-chip transistor density, which doubles every 18 to 24 months and looks set to continue for at least a decade and possibly longer. This grow...
173
click to vote
ARCS
2009
Springer
16 years 1 months ago
2009
Springer
Abstract. Java is widely deployed on a variety of processor architectures. Consequently, an understanding of microarchitecture level Java performance is critical to optimize curren...