Sciweavers

5247 search results - page 948 / 1050
» The Generalized A* Architecture
Sort
View
IEEEPACT
2006
IEEE
16 years 15 days ago
A low-cost memory remapping scheme for address bus protection
The address sequence on the processor-memory bus can reveal abundant information about the control flow of a program. This can lead to critical information leakage such as encryp...
Lan Gao, Jun Yang 0002, Marek Chrobak, Youtao Zhan...
IEEEPACT
2006
IEEE
16 years 15 days ago
Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. I...
IEEEPACT
2006
IEEE
16 years 15 days ago
Fast, automatic, procedure-level performance tuning
This paper presents an automated performance tuning solution, which partitions a program into a number of tuning sections and finds the best combination of compiler options for e...
Zhelong Pan, Rudolf Eigenmann
IROS
2006
IEEE
127views Robotics» more  IROS 2006»
16 years 15 days ago
Learning Predictive Features in Affordance based Robotic Perception Systems
This work is about the relevance of Gibson’s concept of affordances [1] for visual perception in interactive and autonomous robotic systems. In extension to existing functional ...
Gerald Fritz, Lucas Paletta, Ralph Breithaupt, Eri...
ISPASS
2006
IEEE
16 years 14 days ago
Modeling TCAM power for next generation network devices
Applications in Computer Networks often require high throughput access to large data structures for lookup and classification. Many advanced algorithms exist to speed these searc...
Banit Agrawal, Timothy Sherwood