Sciweavers

6834 search results - page 994 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
FDL
2006
IEEE
16 years 26 days ago
Bridging the Gap Between SysML and Design Space Exploration
In the last few years the embedded systems design discipline required new design methodologies and new specification languages to support system engineers in developing heterogen...
Mauro Prevostini, Sivakumar Ganesan
ISCAS
2006
IEEE
102views Hardware» more  ISCAS 2006»
16 years 25 days ago
A low power merge cell processor for real-time spike sorting in implantable neural prostheses
Extremely low power consumption is the critical constraint for designing implantable neural decoders that inter- Desired face directly with the nervous system. Typically a system w...
M. D. Linderman, T. H. Meng
TAICPART
2006
IEEE
134views Education» more  TAICPART 2006»
16 years 24 days ago
Integration Testing of Components Guided by Incremental State Machine Learning
The design of complex systems, e.g., telecom services, is nowadays usually based on the integration of components (COTS), loosely coupled in distributed architectures. When compon...
Keqin Li 0002, Roland Groz, Muzammil Shahbaz
DATE
2005
IEEE
144views Hardware» more  DATE 2005»
16 years 13 days ago
Context Sensitive Performance Analysis of Automotive Applications
Accurate timing analysis is key to efficient embedded system synthesis and integration. While industrial control software systems are developed using graphical models, such as Ma...
Jan Staschulat, Rolf Ernst, Andreas Schulze, Fabia...
ASPDAC
2004
ACM
107views Hardware» more  ASPDAC 2004»
16 years 7 days ago
Interconnect capacitance estimation for FPGAs
Abstract—The dynamic power consumed by a digital CMOS circuit is directly proportional to capacitance. In this paper, we consider pre-routing capacitance estimation for FPGAs and...
Jason Helge Anderson, Farid N. Najm