Sciweavers

6834 search results - page 424 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
MICRO
2008
IEEE
114views Hardware» more  MICRO 2008»
16 years 1 months ago
Toward a multicore architecture for real-time ray-tracing
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
Venkatraman Govindaraju, Peter Djeu, Karthikeyan S...
ICECCS
1999
IEEE
88views Hardware» more  ICECCS 1999»
15 years 11 months ago
UML + ROOM as a Standard ADL?
Designing a software system's architecture properly is one of the most important tasks of any software engineering project. Nevertheless there exists no common definition of ...
Bernhard Rumpe, M. Schoenmakers, Ansgar Radermache...
SC
2004
ACM
16 years 9 days ago
A Performance and Scalability Analysis of the BlueGene/L Architecture
This paper is structured as follows. Section 2 gives an architectural description of BlueGene/L. Section 3 analyzes the issue of “computational noise” – the effect that the o...
Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. ...
CODES
1998
IEEE
15 years 11 months ago
Hardware/software co-design of an ATM network interface card: a case study
This paper discusses a case study, the co-design of an ATM Network Interface Card (NIC). The NIC is aimed to interface applications with the physical network line. It is composed ...
Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ah...
EUROPAR
1997
Springer
15 years 11 months ago
Prefetching and Multithreading Performance in Bus-Based Multiprocessors with Petri Nets
The large latency of memory accesses is a major obstacle in obtaining high processor utilization in large scale shared-memory multiprocessors. Access to remote memory is likely to ...
Edward D. Moreno, Sergio Takeo Kofuji, Marcelo H. ...