Sciweavers

6834 search results - page 417 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
214
Voted
HICSS
2003
IEEE
174views Biometrics» more  HICSS 2003»
16 years 5 days ago
Semantic Interoperability in the Fixed Income Securities Industry: A Knowledge Representation Architecture for Dynamic Integrati
We examine a knowledge representation architecture to support context interchange mediation. For autonomous receivers and sources sharing a common subject domain, the mediator’s...
Allen Moulton, Stuart E. Madnick, Michael Siegel
174
Voted
ACSAC
2002
IEEE
15 years 12 months ago
A Context-Aware Security Architecture for Emerging Applications
We describe an approach to building security services for context-aware environments. Specifically, we focus on the design of security services that incorporate the use of securi...
Michael J. Covington, Prahlad Fogla, Zhiyuan Zhan,...
ISCAS
2002
IEEE
124views Hardware» more  ISCAS 2002»
15 years 11 months ago
Performance optimization of multiple memory architectures for DSP
Multiple memory module architecture offers higher performance by providing potentially doubled memory bandwidth. Two key problems in gaining high performance in this kind of archi...
Qingfeng Zhuge, Bin Xiao, Edwin Hsing-Mean Sha
CODES
2000
IEEE
15 years 11 months ago
Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off
This paper discusses the trade-off between calculations and memory accesses in a 3D graphics tile renderer for visualization of data from medical scanners. The performance require...
Thomas Gleerup, Hans Holten-Lund, Jan Madsen, Stee...
213
Voted
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
15 years 11 months ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani