Sciweavers

6834 search results - page 333 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
DAC
1996
ACM
15 years 11 months ago
Design Methodology for Analog High Frequency ICs
This paper presents a methodology suited for high frequency analog IC design. The use of a top-down method with AHDL for circuit designers is proposed. In order to accelerate the ...
Yasunori Miyahara, Yoshimoto Oumi, Seijiro Moriyam...
DAC
1994
ACM
15 years 10 months ago
Memory Estimation for High Level Synthesis
Abstract -- This paper describes a new memory estimation technique for DSP applications written in an applicative language. Since no concept of storage is present in an applicative...
Ingrid Verbauwhede, Chris J. Scheers, Jan M. Rabae...
AMAST
2008
Springer
15 years 8 months ago
The Verification of the On-Chip COMA Cache Coherence Protocol
This paper gives a correctness proof for the on-chip COMA cache coherence protocol that supports the Microgrid of microtheaded architecture, a multi-core architecture capable of in...
Thuy Duong Vu, Li Zhang, Chris R. Jesshope
150
Voted
DAC
2005
ACM
15 years 8 months ago
On the need for statistical timing analysis
Traditional corner analysis fails to guarantee a target yield for a given performance metric. However, recently proposed solutions, in the form of statistical timing analysis, whi...
Farid N. Najm
DAC
2008
ACM
15 years 8 months ago
Keeping hot chips cool: are IC thermal problems hot air?
level of accuracy in IC package abstraction (compact models) to ensure robust thermal design. An overarching goal must be to reduce power consumption per function through smart pro...
Ruchir Puri, Devadas Varma, Darvin Edwards, Alan J...