Sciweavers

6834 search results - page 327 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
DAC
1997
ACM
15 years 11 months ago
Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach
Novel test bench techniques are required to cope with a functional test complexity which is predicted to grow much more strongly than design complexity. Our test bench approach at...
Matthias Bauer, Wolfgang Ecker
ISCA
1996
IEEE
103views Hardware» more  ISCA 1996»
15 years 11 months ago
Evaluation of Design Alternatives for a Multiprocessor Microprocessor
In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider ...
Basem A. Nayfeh, Lance Hammond, Kunle Olukotun
ACII
2007
Springer
15 years 10 months ago
Learning to Interact with the Caretaker: A Developmental Approach
To build autonomous robots able to live and interact with humans in a real-world dynamic and uncertain environment, the design of architectures permitting robots to develop attachm...
Antoine Hiolle, Lola Cañamero, Arnaud J. Bl...
ISN
1995
Springer
109views Communications» more  ISN 1995»
15 years 10 months ago
Issues in the Integration of IN and TMN
Over recent years, the need to introduce rapidly new telecommunications services has led to the development of the Intelligent Network (IN). These services and the increasingly com...
George Pavlou, David Griffin
ASPDAC
2005
ACM
132views Hardware» more  ASPDAC 2005»
15 years 8 months ago
Automatic synthesis and scheduling of multirate DSP algorithms
- To date, most high-level synthesis systems do not automatically solve present design problems, such as those related to timing associated with the physical implementation of mult...
Ying Yi, Mark Milward, Sami Khawam, Ioannis Nousia...