Sciweavers

6834 search results - page 268 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
FPL
2009
Springer
166views Hardware» more  FPL 2009»
15 years 11 months ago
Modeling post-techmapping and post-clustering FPGA circuit depth
This paper presents an analytical model that relates FPGA architectural parameters to the expected speed of FPGA implementation. More precisely, the model relates the lookuptable ...
Joydip Das, Steven J. E. Wilton, Philip Heng Wai L...
DAC
2001
ACM
16 years 7 months ago
Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk
Yehia Massoud, Jamil Kawa, Don MacMillen, Jacob Wh...
VLSID
2007
IEEE
112views VLSI» more  VLSID 2007»
16 years 7 months ago
Synthesizing "Verification Aware" Models: Why and How?
Malay K. Ganai, Akira Mukaiyama, Aarti Gupta, Kazu...