Sciweavers

6834 search results - page 1097 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
DAC
2006
ACM
16 years 7 months ago
Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification
Ever-growing complexity is forcing design to move above RTL. For example, golden functional models are being written as clearly as possible in software and not optimized or intend...
Xiushan Feng, Alan J. Hu
ICML
2003
IEEE
16 years 7 months ago
Hidden Markov Support Vector Machines
This paper presents a novel discriminative learning technique for label sequences based on a combination of the two most successful learning algorithms, Support Vector Machines an...
Yasemin Altun, Ioannis Tsochantaridis, Thomas Hofm...
CHI
2005
ACM
16 years 7 months ago
Extensible input handling in the subArctic toolkit
The subArctic user interface toolkit has extensibility as one of its central goals. It seeks not only to supply a powerful library of reusable interactive objects, but also make i...
Scott E. Hudson, Jennifer Mankoff, Ian E. Smith
VLSID
2008
IEEE
149views VLSI» more  VLSID 2008»
16 years 7 months ago
NBTI Degradation: A Problem or a Scare?
Negative Bias Temperature Instability (NBTI) has been identified as a major and critical reliability issue for PMOS devices in nano-scale designs. It manifests as a negative thres...
Kewal K. Saluja, Shriram Vijayakumar, Warin Sootka...
VLSID
2007
IEEE
133views VLSI» more  VLSID 2007»
16 years 7 months ago
On the Impact of Address Space Assignment on Performance in Systems-on-Chip
Today, VLSI systems for computationally demanding applications are being built as Systems-on-Chip (SoCs) with a distributed memory sub-system which is shared by a large number of ...
G. Hazari, Madhav P. Desai, H. Kasture
« Prev « First page 1097 / 1367 Last » Next »