Sciweavers

6834 search results - page 1031 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
DAC
2000
ACM
16 years 7 months ago
Dynamic noise analysis in precharge-evaluate circuits
A dynamic noise model is developed and applied to analyze the noise immunity of precharge-evaluate circuits. Considering that the primary source of noise-injection in the circuit ...
Dinesh Somasekhar, Seung Hoon Choi, Kaushik Roy, Y...
DAC
2002
ACM
16 years 7 months ago
An optimal voltage synthesis technique for a power-efficient satellite application
This paper presents an optimal voltage synthesis technique for a satellite application to maximize system performance subject to energy budget. A period of a satellite's orbi...
Dong-In Kang, Jinwoo Suh, Stephen P. Crago
DAC
2005
ACM
16 years 7 months ago
Trace-driven HW/SW cosimulation using virtual synchronization technique
Poor performance of HW/SW cosimulation is mainly caused by synchronization requirement between component simulators. Virtual synchronization technique was proposed to remove the n...
Dohyung Kim, Youngmin Yi, Soonhoi Ha
VLSID
2006
IEEE
86views VLSI» more  VLSID 2006»
16 years 7 months ago
Partial Product Reduction Based on Look-Up Tables
In this paper a new technique for partial product reduction based on the use of look-up tables for efficient processing is presented. We describe how to construct counter devices ...
F. Pujol López, Higinio Mora Mora, Jer&oacu...
POPL
2007
ACM
16 years 7 months ago
Data parallel Haskell: a status report
We describe the design and current status of our effort to implement the programming model of nested data parallelism into the Glasgow Haskell Compiler. We extended the original p...
Manuel M. T. Chakravarty, Roman Leshchinskiy, Simo...
« Prev « First page 1031 / 1367 Last » Next »