Sciweavers

6834 search results - page 1028 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
IPPS
2000
IEEE
15 years 11 months ago
Controlling Distributed Shared Memory Consistency from High Level Programming Languages
One of the keys for the success of parallel processing is the availability of high-level programming languages for on-the-shelf parallel architectures. Using explicit message passi...
Yvon Jégou
CGO
2010
IEEE
15 years 11 months ago
Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs
In this paper we describe techniques for compiling finegrained SPMD-threaded programs, expressed in programming models such as OpenCL or CUDA, to multicore execution platforms. Pr...
John A. Stratton, Vinod Grover, Jaydeep Marathe, B...
ICCD
2008
IEEE
420views Hardware» more  ICCD 2008»
16 years 3 months ago
Frequency and voltage planning for multi-core processors under thermal constraints
— Clock frequency and transistor density increases have resulted in elevated chip temperatures. In order to meet temperature constraints while still exploiting the performance op...
Michael Kadin, Sherief Reda
ATAL
2007
Springer
16 years 28 days ago
The human agent virtual environment
In this paper we describe a multi-agent simulation called the Human Agent Virtual Environment (or HAVE). HAVE is a test bed to explore agent-environment interaction in multiagent ...
Michael Papasimeon, Adrian R. Pearce, Simon Goss
FPGA
2007
ACM
124views FPGA» more  FPGA 2007»
16 years 28 days ago
A practical FPGA-based framework for novel CMP research
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
Sewook Wee, Jared Casper, Njuguna Njoroge, Yuriy T...
« Prev « First page 1028 / 1367 Last » Next »