Sciweavers

6834 search results - page 1021 / 1367
» The Fail-Heterogeneous Architectural Model
Sort
View
ISCAS
2003
IEEE
331views Hardware» more  ISCAS 2003»
16 years 1 days ago
Design of ultra high-speed CMOS CML buffers and latches
Abstract - A comprehensive study of ultra high-speed currentmode logic (CML) buffers and regenerative CML latches will be illustrated. A new design procedure to systematically desi...
Payam Heydari, Ravindran Mohanavelu
SBACPAD
2003
IEEE
102views Hardware» more  SBACPAD 2003»
16 years 1 days ago
Performance Analysis of DECK Collective Communication Service
Collective communication is very useful for parallel applications, especially those in which matrix and vector data structures need to be manipulated by a group of processes. This...
Rafael Ennes Silva, Delcino Picinin, Marcos E. Bar...
CIKM
2003
Springer
15 years 12 months ago
Digital annotation of printed documents
We present a general model and information server for the digital annotation of printed documents. The resulting annotation framework supports both informal and structured annotat...
Corsin Decurtins, Moira C. Norrie, Beat Signer
DATE
2002
IEEE
141views Hardware» more  DATE 2002»
15 years 11 months ago
A Data Analysis Method for Software Performance Prediction
This paper explores the role of data analysis methods to support system-level designers in characterising the performance of embedded applications. In particular, we address the p...
Gianluca Bontempi, Wido Kruijtzer
ICDCSW
2002
IEEE
15 years 11 months ago
Event-Driven Coordination of Real-Time Components
The coordination paradigm has been used extensively as a mechanism for software composition and integration. However, relatively little work has been done for the cases where the ...
Theophilos A. Limniotes, Costas Mourlas, George A....
« Prev « First page 1021 / 1367 Last » Next »