Sciweavers

2155 search results - page 222 / 431
» The EM-X Parallel Computer: Architecture and Basic Performan...
Sort
View
IPPS
2000
IEEE
15 years 11 months ago
Support for Recoverable Memory in the Distributed Virtual Communication Machine
The Distributed Virtual Communication Machine (DVCM) is a software communication architecture for clusters of workstations equipped with programmable network interfaces (NIs) for ...
Marcel-Catalin Rosu, Karsten Schwan
ICDCS
1999
IEEE
15 years 10 months ago
The Inter-group Router Approach to Scalable Group Composition
This paper examines the problem of building scalable, fault-tolerant distributed systems from collections of communicating process groups, while maintaining well-defined end-to-en...
Scott Johnson, Farnam Jahanian, Jigney Shah
DATE
2006
IEEE
100views Hardware» more  DATE 2006»
16 years 17 days ago
Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
Luciano Bononi, Nicola Concer
SBACPAD
2005
IEEE
112views Hardware» more  SBACPAD 2005»
16 years 2 days ago
Cooperation of Neighboring PEs in Clustered Architectures
Clustered architectures which intend to process data within a localized PE are one of the approaches to increase the performance under the difficulties of the wire delay problems...
Yukinori Sato, Ken-ichi Suzuki, Tadao Nakamura
VLSISP
2010
119views more  VLSISP 2010»
15 years 1 months ago
Hardware Acceleration of HMMER on FPGAs
We propose a new parallelization scheme for the hmmsearch function of the HMMER software, in order to target FPGA technology. hmmsearch is a very compute intensive software for bio...
Steven Derrien, Patrice Quinton