2155 search results - page 181 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
160
click to vote
IEEEPACT
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
176
click to vote
CCGRID
2001
IEEE
15 years 10 months ago
2001
IEEE
The global computational grids bring together distributed computation/communication resources. Beyond this, we envision the emergence of global `service grids', which provide...
147
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is be...
177
click to vote
HPDC
2007
IEEE
16 years 27 days ago
2007
IEEE
The proprietary nature of existing Content Delivery Networks (CDNs) means they are closed and do not naturally cooperate, resulting in “islands” of CDNs. Finding ways for dist...
150
click to vote
ICPP
1993
IEEE
15 years 10 months ago
1993
IEEE
:. In designing application-specific bit-level architectures and in programming existing bit-level processor arrays, it is necessary to expand a word-level algorithm into its bit-...