17409 search results - page 282 / 3482 » The Design and Performance of MedJava |
156
click to vote
ROBIO
2006
IEEE
16 years 18 days ago
2006
IEEE
— The architecture optimization of a three degrees of freedom (3-DOF) planar cable-driven parallel manipulator (CDPM) with multiple objectives has been implemented by means of GA...
153
click to vote
FPL
2004
Springer
15 years 12 months ago
2004
Springer
Abstract. Increasing logic resources coupled with a proliferation of integrated performance enhancing primitives in high-end FPGAs results in an increased design complexity which r...
147
click to vote
DAC
2002
ACM
16 years 7 months ago
2002
ACM
This contribution describes the design and performance testing of an Advanced Encryption Standard (AES) compliant encryption chip that delivers 2.29 GB/s of encryption throughput ...
118
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
In recent years, pre-fabricated design styles grow up rapidly to amortize the mask cost. However, the interconnection delay of the pre-fabricated design styles slows down the circ...
160
click to vote
ISCAS
2005
IEEE
16 years 5 days ago
2005
IEEE
— In this paper, we propose an interconnect-driven framework that performs an efficient and effective design space exploration for deep submicron processor architecture design. ...