5005 search results - page 707 / 1001 » The Design and Analysis of Parallel Algorithms |
199
click to vote
MICRO
2009
IEEE
16 years 1 months ago
2009
IEEE
Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Large SRAM structures used for caches are particularly ...
149
click to vote
CVPR
2007
IEEE
2007
IEEE
Leveraging temporal, contextual and ordering constraints for recognizing complex activities in video
16 years 8 months ago
We present a scalable approach to recognizing and describing complex activities in video sequences. We are interested in long-term, sequential activities that may have several par...
151
click to vote
HPCA
2009
IEEE
16 years 7 months ago
2009
IEEE
Fine-grained dynamic voltage/frequency scaling (DVFS) is an important tool in managing the balance between power and performance in chip-multiprocessors. Although manufacturing pr...
160
click to vote
FPGA
2009
ACM
16 years 1 months ago
2009
ACM
Despite the popularity and success of neural networks in research, the number of resulting commercial or industrial applications have been limited. A primary cause of this lack of...
181
click to vote
CISS
2008
IEEE
16 years 1 months ago
2008
IEEE
Abstract—Cross-layer optimization including congestion control, routing, and scheduling has shown dramatic throughput improvement over layered designs for wireless networks. In p...