5005 search results - page 495 / 1001 » The Design and Analysis of Parallel Algorithms |
200
click to vote
ICPP
2007
IEEE
16 years 1 months ago
2007
IEEE
Ever-increasing memory footprint of applications and increasing mainstream popularity of shared memory parallel computing motivate us to explore memory compression potential in di...
179
click to vote
DAC
2003
ACM
16 years 7 months ago
2003
ACM
With the scaling of technology, power grid noise is becoming increasingly significant for circuit performance. A typical power grid circuit contains millions of linear elements, m...
194
click to vote
DAC
2007
ACM
16 years 7 months ago
2007
ACM
Power integrity simulation for system-on-package (SoP) based modules is a crucial bottleneck in the SoP design flow. In this paper, the multi-layer finite difference method (M-FDM...
191
click to vote
SRDS
2008
IEEE
16 years 1 months ago
2008
IEEE
Existing clock synchronization algorithms assume a bounded clock reading error. This, in turn, results in an inflexible design that typically requires node crashes whenever the g...
192
click to vote
ISCIS
2005
Springer
16 years 11 days ago
2005
Springer
Abstract. In-network processing emerges as an approach to reduce energy consumption in Wireless Sensor Networks (WSN) by decreasing the overall transferred data volume. Parallel pr...