Sciweavers

5005 search results - page 421 / 1001
» The Design and Analysis of Parallel Algorithms
Sort
View
EURODAC
1994
IEEE
145views VHDL» more  EURODAC 1994»
15 years 11 months ago
Testability analysis and improvement from VHDL behavioral specifications
This paper presents a testability improvement method for digital systems described in VHDL behavioral specification. The method is based on testability analysis at registertransfe...
Xinli Gu, Krzysztof Kuchcinski, Zebo Peng
IPPS
2003
IEEE
16 years 1 days ago
A Web Service-Based Experiment Management System for the Grid
We have developed the ZENTURIO experiment management system for performance studies, parameter studies, and software testing of parallel applications on cluster and Grid architect...
Radu Prodan, Thomas Fahringer
LCPC
2001
Springer
15 years 11 months ago
Bridging the Gap between Compilation and Synthesis in the DEFACTO System
Abstract. The DEFACTO project - a Design Environment For Adaptive Computing TechnOlogy - is a system that maps computations, expressed in high-level languages such as C, directly o...
Pedro C. Diniz, Mary W. Hall, Joonseok Park, Byoun...
ICSE
2009
IEEE-ACM
16 years 7 months ago
Modular string-sensitive permission analysis with demand-driven precision
In modern software systems, programs are obtained by dynamically assembling components. This has made it necessary to subject component providers to access-control restrictions. W...
Emmanuel Geay, Marco Pistoia, Takaaki Tateishi, Ba...
IFIP
2004
Springer
16 years 4 days ago
Virtual Analysis and Reduction of Side-Channel Vulnerabilities of Smartcards
This paper focuses on the usability of the PINPAS tool. The PINPAS tool is an instruction-level interpreter for smartcard assembler languages, augmented with facilities to study si...
Jerry den Hartog, Erik P. de Vink