Sciweavers

2663 search results - page 417 / 533
» The Design, Implementation, and Evaluation of Jade
Sort
View
DAC
1995
ACM
15 years 10 months ago
A Transformation-Based Approach for Storage Optimization
High-level synthesis (HLS) has been successfully targeted towards the digital signal processing (DSP) domain. Both application-speci c integrated circuits (ASICs) and application-...
Wei-Kai Cheng, Youn-Long Lin
ISCAS
1995
IEEE
91views Hardware» more  ISCAS 1995»
15 years 10 months ago
An FPGA Based Reconfigurable Coprocessor Board Utilizing a Mathematics of Arrays
Abstract -- Work in progress at the University of Missouri-Rolla on hardware assists for high performance computing is presented. This research consists of a novel field programmab...
W. Eatherton, J. Kelly, T. Schiefelbein, H. Pottin...
ASPLOS
1991
ACM
15 years 10 months ago
NUMA Policies and Their Relation to Memory Architecture
Multiprocessor memory reference traces provide a wealth of information on the behavior of parallel programs. We have used this information to explore the relationship between kern...
William J. Bolosky, Michael L. Scott, Robert P. Fi...
FAST
2010
15 years 8 months ago
Panache: A Parallel File System Cache for Global File Access
Cloud computing promises large-scale and seamless access to vast quantities of data across the globe. Applications will demand the reliability, consistency, and performance of a t...
Marc Eshel, Roger L. Haskin, Dean Hildebrand, Mano...
AAAI
2007
15 years 8 months ago
An Integrated Robotic System for Spatial Understanding and Situated Interaction in Indoor Environments
A major challenge in robotics and artificial intelligence lies in creating robots that are to cooperate with people in human-populated environments, e.g. for domestic assistance ...
Hendrik Zender, Patric Jensfelt, Óscar Mart...