Sciweavers

2763 search results - page 207 / 553
» The Dangerous 'All' in Specifications
Sort
View
CASES
2004
ACM
15 years 12 months ago
Safely exploiting multithreaded processors to tolerate memory latency in real-time systems
A coarse-grain multithreaded processor can effectively hide long memory latencies by quickly switching to an alternate task when the active task issues a memory request, improving...
Ali El-Haj-Mahmoud, Eric Rotenberg
ECWEB
2004
Springer
148views ECommerce» more  ECWEB 2004»
15 years 12 months ago
OCL-Constraints for UMM Business Collaborations
Abstract. Recently, a trend towards business processes in Business-toBusiness e-Commerce (B2B) is apparent. One of the most promising approaches is UN/CEFACT’s modeling methodolo...
Birgit Hofreiter, Christian Huemer, Werner Winiwar...
FPGA
1999
ACM
174views FPGA» more  FPGA 1999»
15 years 10 months ago
Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
Peter Kollig, Bashir M. Al-Hashimi
IUI
1993
ACM
15 years 10 months ago
Reducing user effort in collaboration support
incompatibility. We introduce Mona, an operational email system embodying this automatic approach. Mona establishes conversation context independently of user actions through the ...
Andy Cockburn, Harold W. Thimbleby
FASE
2006
Springer
15 years 10 months ago
Automated Systematic Testing of Open Distributed Programs
We present an algorithm for automatic testing of distributed programs, such as Unix processes with inter-process communication and Web services. Specifically, we assume that a prog...
Koushik Sen, Gul Agha