Sciweavers

15840 search results - page 668 / 3168
» The Control of Synchronous Systems
Sort
View
INFOCOM
1995
IEEE
15 years 10 months ago
Measuring the Performance of Parallel Message-Based Process Architectures
Message-based process architectures are widely regarded as an effective method for structuring parallel protocol processing on shared memory multi-processor platforms. A message-b...
Douglas C. Schmidt, Tatsuya Suda
ARC
2010
Springer
167views Hardware» more  ARC 2010»
15 years 10 months ago
Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures
Coarse Grained Reconfigurable Array (CGRA) architectures give high throughput and data reuse for regular algorithms while providing flexibility to execute multiple algorithms on th...
Kunjan Patel, Chris J. Bleakley
ERSA
2004
192views Hardware» more  ERSA 2004»
15 years 8 months ago
VTSim: A Virtex-II Device Simulator
This paper introduces VTsim, a device simulator for Xilinx Virtex-II FPGAs. VTsim is currently a globally synchronous event-driven device simulator modeled at the CLB level. Throu...
Jesse Hunter, Peter Athanas, Cameron Patterson
WSC
1998
15 years 8 months ago
Combining Optimism Limiting Schemes in Time Warp Based Parallel Simulations
The Time Warp protocol is considered to be an effective synchronization mechanism for parallel discrete event simulation (PDES). However, it is widely recognized that it suffers o...
Kevin G. Jones, Samir Ranjan Das
IJCAI
1989
15 years 8 months ago
A Sequential View of AND-Parallelism Through Partial AND-Processes
Most implementations of AND-parallelism tackle the shared variable problem by running literals in parallel only if they have no variables in common and thus are independent from e...
Bernd Schend