Sciweavers

4714 search results - page 593 / 943
» The Complexity of Iterated Multiplication
Sort
View
CODES
1996
IEEE
15 years 11 months ago
A Model for the Coanalysis of Hardware and Software Architectures
Successful """tiprocessor system design for complex realtime embedded applications requires powerful and comprehensive. yet cost-effective. productive. and maintain...
Fred Rose, Todd Carpenter, Sanjaya Kumar, John Sha...
IWPC
1996
IEEE
15 years 11 months ago
Evaluating process clusters to support automatic program understanding
Evaluating the design of a distributed application is di cult but provides useful information for program development and maintenance. In distributed debugging, for example, proce...
Thomas Kunz
MICRO
1996
IEEE
129views Hardware» more  MICRO 1996»
15 years 11 months ago
Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching
As the issue widthof superscalar processors is increased, instructionfetch bandwidthrequirements will also increase. It will become necessary to fetch multiple basic blocks per cy...
Eric Rotenberg, Steve Bennett, James E. Smith
ICSE
1997
IEEE-ACM
15 years 11 months ago
Endeavors: A Process System Infrastructure
As software projects evolve, possibly differing in size, complexity, scope, and purpose, the development processes that support the project must evolve to reflect these changes. T...
Arthur S. Hitomi, Gregory Alan Bolcer, Richard N. ...
DAC
1996
ACM
15 years 11 months ago
Sizing of Clock Distribution Networks for High Performance CPU Chips
: In a high performance microprocessor such as Digital's 300MHz Alpha 21164, the distribution of a high quality clock signal to all regions of the device is achieved using a c...
Madhav P. Desai, Radenko Cvijetic, James Jensen