Sciweavers

7536 search results - page 1123 / 1508
» The CLEAR 2007 Evaluation
Sort
View
DATE
2007
IEEE
173views Hardware» more  DATE 2007»
16 years 1 months ago
Analytical router modeling for networks-on-chip performance analysis
Networks-on-Chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largel...
Ümit Y. Ogras, Radu Marculescu
DATE
2007
IEEE
148views Hardware» more  DATE 2007»
16 years 1 months ago
Temperature aware task scheduling in MPSoCs
In deep submicron circuits, elevation in temperatures has brought new challenges in reliability, timing, performance, cooling costs and leakage power. Conventional thermal managem...
Ayse Kivilcim Coskun, Tajana Simunic Rosing, Keith...
DATE
2007
IEEE
142views Hardware» more  DATE 2007»
16 years 1 months ago
Optimizing instruction-set extensible processors under data bandwidth constraints
We present a methodology for generating optimized architectures for data bandwidth constrained extensible processors. We describe a scalable Integer Linear Programming (ILP) formu...
Kubilay Atasu, Robert G. Dimond, Oskar Mencer, Way...
DDECS
2007
IEEE
93views Hardware» more  DDECS 2007»
16 years 1 months ago
Manifestation of Precharge Faults in High Speed DRAM Devices
Abstract: High speed DRAMs today suffer from an increased sensitivity to interference and noise problems. Signal integrity issues, caused by bit line and word line coupling, result...
Zaid Al-Ars, Said Hamdioui, Georgi Gaydadjiev
DSD
2007
IEEE
164views Hardware» more  DSD 2007»
16 years 1 months ago
Execution-time Prediction for Dynamic Streaming Applications with Task-level Parallelism
— Programmable multiprocessor systems-on-chip are becoming the preferred implementation platform for embedded streaming applications. This enables using more software components,...
Peter Poplavko, Twan Basten, Jef L. van Meerbergen
« Prev « First page 1123 / 1508 Last » Next »