Sciweavers

1524 search results - page 252 / 305
» The Bandwidth Exchange Architecture
Sort
View
HPCA
1999
IEEE
15 years 10 months ago
Instruction Recycling on a Multiple-Path Processor
Processors that can simultaneously execute multiple paths of execution will only exacerbate the fetch bandwidth problem already plaguing conventional processors. On a multiple-pat...
Steven Wallace, Dean M. Tullsen, Brad Calder
INFOCOM
1999
IEEE
15 years 10 months ago
Globally Progressive Interactive Web Delivery
- This paper suggests that since web browsing is an interactive process and downloading a web page can take several seconds to several minutes over slow links, the information pres...
Jeffrey M. Gilbert, Robert W. Brodersen
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
15 years 10 months ago
Instruction Fetch Mechanisms for Multipath Execution Processors
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
Artur Klauser, Dirk Grunwald
HPCA
1998
IEEE
15 years 10 months ago
Speculative Versioning Cache
Dependences among loads and stores whose addresses are unknown hinder the extraction of instruction level parallelism during the execution of a sequential program. Such ambiguous ...
Sridhar Gopal, T. N. Vijaykumar, James E. Smith, G...
NOMS
1998
IEEE
154views Communications» more  NOMS 1998»
15 years 10 months ago
A framework for end-to-end proactive network management
Current advances in networking, computing, software and web technologies have led to an explosive growth in the development of networked applications. Management of large-scale ne...
Salim Hariri, Yoonhee Kim, K. Varshney, R. Kaminsk...