1524 search results - page 181 / 305 » The Bandwidth Exchange Architecture |
153
click to vote
VLSID
2006
IEEE
16 years 6 months ago
2006
IEEE
This article describes a standard cell based novel implementation of a low-power Viterbi Decoder (VD) targeted for the IEEE 802.11a Wireless LAN system. Multiple clock rates have ...
153
click to vote
HPCA
2005
IEEE
16 years 6 months ago
2005
IEEE
In this paper, we propose a new congestion management strategy for lossless multistage interconnection networks that scales as network size and/or link bandwidth increase. Instead...
180
click to vote
SEUS
2009
IEEE
16 years 1 months ago
2009
IEEE
Future embedded systems are expected to use chip-multiprocessors to provide the execution power for increasingly demanding applications. Multiprocessors increase the pressure on th...
148
click to vote
OTM
2009
Springer
16 years 26 days ago
2009
Springer
This paper proposes new protocols for the interconnection of FIFO- and causal-ordered broadcast systems, thus increasing their scalability. They use several interconnection links b...
176
click to vote
DDECS
2008
IEEE
16 years 24 days ago
2008
IEEE
Abstract—In Network-on-Chip (NoC) application design, coreto-node mapping is an important but intractable optimization problem. In the paper, we use simulated annealing to tackle...