Sciweavers

3451 search results - page 212 / 691
» The Architecture and Implementation of Resource Space Model ...
Sort
View
DATE
2003
IEEE
151views Hardware» more  DATE 2003»
15 years 11 months ago
SPIN: A Scalable, Packet Switched, On-Chip Micro-Network
This paper presents the SPIN micro-network that is a generic, scalable interconnect architecture for system on chip. The SPIN architecture relies on packet switching and point-to-...
Adrijean Andriahantenaina, Hervé Charlery, ...
GLOBECOM
2006
IEEE
16 years 17 days ago
Analog Multi-Tone Signaling for High-Speed Backplane Electrical Links
— Implementing a multi-tone (MT) architecture for high-speed backplane electrical links is difficult given the tight power and complexity constraints in this application. This pa...
Amir Amirkhany, Ali-Azam Abbasfar, Vladimir Stojan...
BPM
2007
Springer
165views Business» more  BPM 2007»
15 years 10 months ago
Modeling Requirements for Value Configuration Design
Breadth and depth complexity are key challenges in achieving business process fusion as the enabler for value configuration design. The PARM framework is proposed as the requiremen...
Eng Chew, Igor Hawryszkiewycz, Michael Soanes
CF
2006
ACM
16 years 15 days ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley
SAC
2006
ACM
16 years 14 days ago
Making tuple spaces physical with RFID tags
In this paper, we describe the design and implementation of a tuple-based distributed memory realized with the use of RFID technology. The key idea – rooted in a more general sc...
Marco Mamei, Renzo Quaglieri, Franco Zambonelli