1215 search results - page 89 / 243 » Testing in the Distributed Test Architecture: An Extended Ab... |
182
click to vote
JSA
2007
15 years 6 months ago
2007
Mapping of applications on a Multiprocessor System-on-Chip (MP-SoC) is a crucial step to optimize performance, energy and memory constraints at the same time. The problem is formu...
162
click to vote
DKE
2000
15 years 6 months ago
2000
In this paper we present a natural language interface architecture, which is used for accessing FAQ knowledge bases. Since one of the main obstacles to the efficient use of natura...
179
click to vote
DAC
1996
ACM
15 years 10 months ago
1996
ACM
-- This paper presents an efficient method for the timing verification of concurrent systems, modeled as labeled Timed Petri nets. The verification problems we consider require us ...
136
click to vote
ESANN
2000
15 years 7 months ago
2000
In this work new Decision-Feedback (DF) Neural Equalizers (DFNE) are introduced and compared with classical DF equalizers and Viterbi demodulators. It is shown that the choice of ...
165
click to vote
CC
2007
Springer
15 years 6 months ago
2007
Springer
Abstract. The problem of testing membership in the subset of the natural numbers produced at the output gate of a {∪, ∩,− , +, ×} combinational circuit is shown to capture a...