624 search results - page 26 / 125 » Test set compaction algorithms for combinational circuits |
200
click to vote
ICCD
2000
IEEE
15 years 12 months ago
2000
IEEE
This paper presents a verification technique for functional comparison of large combinational circuits using a novel combination of known approaches. The idea is based on a tight...
193
click to vote
RAM
2008
IEEE
16 years 1 months ago
2008
IEEE
This paper presents an algorithm for computing the distance between a point and a convex cone in n-dimensional space. The convex cone is specified by the set of all nonnegative com...
229
click to vote
DFT
2006
IEEE
16 years 1 months ago
2006
IEEE
This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...
201
click to vote
EUROGRAPHICS
2010
Eurographics
16 years 4 months ago
2010
Eurographics
Hierarchical culling is a key acceleration technique used to efficiently handle massive models for ray tracing, collision detection, etc. To support such hierarchical culling, bo...
226
click to vote
FGR
2008
IEEE
16 years 1 months ago
2008
IEEE
Partial occlusions in face images pose a great problem for most face recognition algorithms. Several solutions to this problem have been proposed over the years – ranging from d...