Sciweavers

693 search results - page 74 / 139
» Test of Future System-on-Chips
Sort
View
MSWIM
2009
ACM
16 years 1 months ago
Design and evaluation of host identity protocol (HIP) simulation framework for INET/OMNeT++
Host Identity Protocol (HIP) decouples IP addresses from higher layer Internet applications by proposing a new, cryptographic namespace for host identities. HIP has great potentia...
László Bokor, Szabolcs Novácz...
HIPEAC
2009
Springer
16 years 1 months ago
Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors
Process variations, which lead to timing and power variations across identically-designed components, have been identified as one of the key future design challenges by the semico...
Yang Ding, Mahmut T. Kandemir, Mary Jane Irwin, Pa...
METRICS
2003
IEEE
15 years 11 months ago
Using Prior-Phase Effort Records for Re-estimation During Software Projects
Estimating the effort required for software process activities continues to present difficulties for software engineers, particularly given the uncertainty and subjectivity associ...
Stephen G. MacDonell, Martin J. Shepperd
PASTE
2010
ACM
15 years 11 months ago
Opportunities for concurrent dynamic analysis with explicit inter-core communication
Multicore is now the dominant processor trend, and the number of cores is rapidly increasing. The paradigm shift to multicore forces the redesign of the software stack, which incl...
Jungwoo Ha, Stephen P. Crago
SDM
2008
SIAM
105views Data Mining» more  SDM 2008»
15 years 7 months ago
Gaussian Process Learning for Cyber-Attack Early Warning
Network security has been a serious concern for many years. For example, firewalls often record thousands of exploit attempts on a daily basis. Network administrators could benefi...
Jian Zhang 0004, Phillip A. Porras, Johannes Ullri...