5855 search results - page 413 / 1171 » Test generation and minimization with |
133
click to vote
DATE
2008
IEEE
16 years 1 months ago
2008
IEEE
This paper presents a wrapper and TAM co-optimization method for reuse of SoC functional interconnects to minimize test time under area constraint. The proposed method consists of...
196
click to vote
TR
2008
15 years 6 months ago
2008
Abstract--This paper gives a reliability sampling plan for progressively type I interval censored life tests when the lifetime follows the exponential distribution. We use the maxi...
165
click to vote
ASPDAC
2004
ACM
16 years 10 days ago
2004
ACM
— This paper presents a SAT-based ATPG tool targeting on a path-oriented transition fault model. Under this fault model, a transition fault is detected through the longest sensit...
182
click to vote
SAMT
2007
Springer
16 years 1 months ago
2007
Springer
This paper reports on the setup and evaluation of robust speech recognition system parts, geared towards transcript generation for heterogeneous, real-life media collections. The s...
133
click to vote
DATE
1997
IEEE
15 years 11 months ago
1997
IEEE
Two major improvements, controlled fan-in and automated initial-circuit production, were made over the random generator of benchmark circuits presented at DAC'94. This is an ...