Sciweavers

5855 search results - page 270 / 1171
» Test generation and minimization with
Sort
View
FATES
2006
Springer
15 years 10 months ago
A Symbolic Framework for Model-Based Testing
Abstract. The starting point for Model-Based Testing is an implementation relation that formally defines when a formal model representing the System Under Test conforms to a formal...
Lars Frantzen, Jan Tretmans, Tim A. C. Willemse
VTS
1995
IEEE
99views Hardware» more  VTS 1995»
15 years 10 months ago
Arithmetic built-in self test for high-level synthesis
In this paper, we propose an entirely new Built-In Self Test scheme for high-level synthesis of data path architectures that makes use of the arithmetic blocks in the data path to...
Nilanjan Mukherjee, H. Kassab, Janusz Rajski, Jerz...
DFT
2002
IEEE
127views VLSI» more  DFT 2002»
15 years 11 months ago
A New Functional Fault Model for FPGA Application-Oriented Testing
1 The objective of this paper is to propose a new fault model suitable for test pattern generation for an FPGA configured to implement a given application. The paper demonstrates t...
Maurizio Rebaudengo, Matteo Sonza Reorda, Massimo ...
FASE
2008
Springer
15 years 8 months ago
Regular Inference for State Machines Using Domains with Equality Tests
Abstract. Existing algorithms for regular inference (aka automata learning) allows to infer a finite state machine by observing the output that the machine produces in response to ...
Therese Berg, Bengt Jonsson, Harald Raffelt
DFT
2007
IEEE
123views VLSI» more  DFT 2007»
16 years 1 months ago
Checker Design for On-line Testing of Xilinx FPGA Communication Protocols
In the paper, a methodology of developing checkers for communication protocol testing is presented. It was used to develop checker to test IP cores communication protocol implemen...
Martin Straka, Jiri Tobola, Zdenek Kotásek