Sciweavers

5855 search results - page 263 / 1171
» Test generation and minimization with
Sort
View
ISCIS
2004
Springer
16 years 22 hour ago
Software Testing via Model Checking
Testing is a necessary, but costly process for user-centric quality control. Moreover, testing is not comprehensive enough to completely detect faults. Many formal methods have bee...
Fevzi Belli, Baris Güldali
DATE
2002
IEEE
114views Hardware» more  DATE 2002»
15 years 11 months ago
Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults
Test sets for path delay faults in circuits with large numbers of paths are typically generated for path delay faults associated with the longest circuit paths. We show that such ...
Irith Pomeranz, Sudhakar M. Reddy
ESE
2006
95views Database» more  ESE 2006»
15 years 6 months ago
Input validation analysis and testing
This research addresses the problem of statically analyzing input command syntax as defined in interface and requirements specifications and then generating test cases for dynamic ...
Jane Huffman Hayes, Jeff Offutt
ASPDAC
2009
ACM
262views Hardware» more  ASPDAC 2009»
16 years 1 months ago
Fault modeling and testing of retention flip-flops in low power designs
Low power circuits have become a necessary part in modern designs. Retention flip-flop is one of the most important components in low power designs. Conventional test methodologie...
Bing-Chuan Bai, Augusli Kifli, Chien-Mo James Li, ...
APSEC
2006
IEEE
16 years 22 days ago
Testing of Timer Function Blocks in FBD
Testing for time-related behaviors of PLC software is important and should be performed carefully. We propose a structural testing technique on Function Block Diagram(FBD) network...
Eunkyoung Jee, Seungjae Jeon, Hojung Bang, Sung De...