Sciweavers

3340 search results - page 478 / 668
» Teaching networking hardware
Sort
View
3DIC
2009
IEEE
263views Hardware» more  3DIC 2009»
15 years 10 months ago
3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Abstract— Networks-on-chip (NoC) is emerging as a key onchip communication architecture for multiprocessor systemson-chip (MPSoC). In traditional electronic NoCs, high bandwidth ...
Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwa...
MSS
2005
IEEE
182views Hardware» more  MSS 2005»
16 years 20 days ago
Evaluation of Advanced TCP Stacks in the iSCSI Environment using Simulation Model
Enterprise storage demands have overwhelmed traditional storage mechanisms and have led to the development of Storage Area Networks (SANs). This has resulted in the design of SCSI...
Girish Motwani, K. Gopinath
RTCSA
2000
IEEE
15 years 11 months ago
Frame packing in real-time communication
A common computational model in distributed embedded systems is that the nodes exchange signals via a network. Most often a signal represents the state of some physical device and...
Kristian Sandström, Christer Norström, M...
COST
1994
Springer
127views Multimedia» more  COST 1994»
15 years 11 months ago
Support for High-Performance Multipoint Multimedia Services
Existing and upcoming distributed multimedia applications require highly diverse services to satisfy their communication needs. Service integrated communication systems should be c...
Georg Carle, Jochen H. Schiller, Claudia Schmidt
ANCS
2007
ACM
15 years 11 months ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos