Sciweavers

3340 search results - page 460 / 668
» Teaching networking hardware
Sort
View
GLVLSI
2006
IEEE
124views VLSI» more  GLVLSI 2006»
16 years 1 months ago
Dominator-based partitioning for delay optimization
Most of the logic synthesis algorithms are not scalable for large networks and, for this reason, partitioning is often applied. However traditional mincut-based partitioning techn...
David Bañeres, Jordi Cortadella, Michael Ki...
ISCAS
2006
IEEE
127views Hardware» more  ISCAS 2006»
16 years 1 months ago
On-die decoupling capacitance: frequency domain analysis of activity radius
—On-die capacitances interact with the inductance and resistance of the power distribution network to supply electrical charge. A distributed model is generally required to analy...
Michael Sotman, Avinoam Kolodny, Mikhail Popovich,...
ISCAS
2006
IEEE
92views Hardware» more  ISCAS 2006»
16 years 1 months ago
The optimal MAC layer for low-power UWB is non-coordinated
— We consider the design of the MAC layer for low power, low data-rate, impulse-radio ultra-wide band (IRUWB) networks. In such networks, the primary concern is energy consumptio...
Ruben Merz, Alaeddine El Fawal, Jean-Yves Le Boude...
ISCAS
2006
IEEE
144views Hardware» more  ISCAS 2006»
16 years 1 months ago
A VLSI spike-driven dynamic synapse which learns only when necessary
— We describe an analog VLSI circuit implementing spike-driven synaptic plasticity, embedded in a network of integrate-and-fire neurons. This biologically inspired synapse is hi...
S. Mitra, Stefano Fusi, Giacomo Indiveri
NCA
2006
IEEE
16 years 1 months ago
Full QoS Support with 2 VCs for Single-chip Switches
Current interconnection standards providing hardware support for quality of service (QoS) consider up to 16 virtual channels (VCs) for this purpose. However, most implementations ...
Alejandro Martínez, Francisco José A...