Sciweavers

3340 search results - page 447 / 668
» Teaching networking hardware
Sort
View
FPL
2006
Springer
161views Hardware» more  FPL 2006»
15 years 10 months ago
Predictive Load Balancing for Interconnected FPGAs
A Field Programmable Gate Array (FPGA), when used as a platform for implementing special-purpose computing architectures, offers the potential for increased functional parallelism...
Jason D. Bakos, Charles L. Cathey, Allen Michalski
AICCSA
2001
IEEE
95views Hardware» more  AICCSA 2001»
15 years 10 months ago
An Environment Physically Distributed in Java
- This paper presents an environment for development of distributed applications. It consists basically of adding to language Java a library of methods to manipulate shared objects...
Denivaldo Lopes, Zair Abdelouahab
COMPCON
1995
IEEE
15 years 10 months ago
Tempest: A Substrate for Portable Parallel Programs
This paper describes Tempest, a collection of mechanisms for communication and synchronization in parallel programs. With these mechanisms, authors of compilers, libraries, and ap...
Mark D. Hill, James R. Larus, David A. Wood
ASPDAC
2008
ACM
126views Hardware» more  ASPDAC 2008»
15 years 9 months ago
A Multi-Processor NoC platform applied on the 802.11i TKIP cryptosystem
Since 2001, there have been a myriad of papers on systematic analysis of Multi-Processor System on Chip (MPSoC) and Network on Chip (NoC). Nevertheless, we only have a few of their...
Jung-Ho Lee, Sung-Rok Yoon, Kwang-Eui Pyun, Sin-Ch...
ASPDAC
2008
ACM
145views Hardware» more  ASPDAC 2008»
15 years 9 months ago
Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches
- We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given ba...
Minje Jun, Sungjoo Yoo, Eui-Young Chung