Sciweavers

3340 search results - page 446 / 668
» Teaching networking hardware
Sort
View
ASPDAC
2007
ACM
88views Hardware» more  ASPDAC 2007»
15 years 11 months ago
Voltage Island Generation under Performance Requirement for SoC Designs
Using multiple supply voltages on a SoC design is an efficient way to achieve low power. However, it may lead to a complex power network and a huge number of level shifters if we j...
Wai-Kei Mak, Jr-Wei Chen
EMNETS
2007
15 years 11 months ago
Acoustic laptops as a research enabler
The Acoustic ENSBox [1] is an embedded platform which enables practical distributed acoustic sensing by providing integrated hardware and software support in a single platform. It...
Michael Allen, Lewis Girod, Deborah Estrin
CAV
2010
Springer
154views Hardware» more  CAV 2010»
15 years 11 months ago
Verifying Low-Level Implementations of High-Level Datatypes
For efficiency and portability, network packet processing code is typically written in low-level languages and makes use of bit-level operations to compactly represent data. Althou...
Christopher L. Conway, Clark Barrett
ICCD
2007
IEEE
105views Hardware» more  ICCD 2007»
15 years 11 months ago
Power-aware mapping for reconfigurable NoC architectures
A core mapping method for reconfigurable network-on-chip (NoC) architectures is presented in this paper. In most of the existing methods, mapping is carried out based on the traff...
Mehdi Modarressi, Hamid Sarbazi-Azad
ASPDAC
2004
ACM
96views Hardware» more  ASPDAC 2004»
15 years 10 months ago
Rate analysis for streaming applications with on-chip buffer constraints
While mapping a streaming (such as multimedia or network packet processing) application onto a specified architecture, an important issue is to determine the input stream rates tha...
Alexander Maxiaguine, Simon Künzli, Samarjit ...