Sciweavers

3340 search results - page 437 / 668
» Teaching networking hardware
Sort
View
FCCM
1998
IEEE
169views VLSI» more  FCCM 1998»
15 years 11 months ago
Scalable Network Based FPGA Accelerators for an Automatic Target Recognition Application
Abstract Image processing, specifically Automatic Target Recognition (ATR) in Synthetic Aperture Radar (SAR) imagery, is an application area that can require tremendous processing ...
Ruth Sivilotti, Young Cho, Wen-King Su, Danny Cohe...
TPDS
2010
159views more  TPDS 2010»
15 years 5 months ago
Exploring In-Situ Sensing Irregularity in Wireless Sensor Networks
The circular sensing model has been widely used to estimate performance of sensing applications in existing analysis and simulations. While this model provides valuable high-level...
Joengmin Hwang, Tian He, Yongdae Kim
DSN
2002
IEEE
15 years 12 months ago
Ditto Processor
Concentration of design effort for current single-chip Commercial-Off-The-Shelf (COTS) microprocessors has been directed towards performance. Reliability has not been the primary ...
Shih-Chang Lai, Shih-Lien Lu, Jih-Kwon Peir
COMPCON
1994
IEEE
15 years 11 months ago
Desktop Batch Processing
: Today, online transaction processing applications can downsize from mainframes to microprocessors. Commodity database systems, operating systems, and hardware came of age in 1993...
Jim Gray, Chris Nyberg
JCM
2008
118views more  JCM 2008»
15 years 7 months ago
New Receiver Architecture Based on Optical Parallel Interference Cancellation for the Optical CDMA
Optical Code Division Multiple Access (OCDMA) is considered as the strongest candidates for the future high speed optical networks due to the large bandwidth offered by the system,...
N. Elfadel, A. A. Aziz, E. Idriss, A. Mohammed, N....