3340 search results - page 356 / 668 » Teaching networking hardware |
156
click to vote
SIGMETRICS
2006
ACM
16 years 23 days ago
2006
ACM
P2P systems are highly vulnerable to pollution attacks in which attackers inject multiple versions of corrupted content into the system, which is then further proliferated by unsu...
176
click to vote
IEEEPACT
2005
IEEE
16 years 12 days ago
2005
IEEE
While general-purpose processors have only recently employed chip multiprocessor (CMP) architectures, network processors (NPs) have used heterogeneous multi-core architectures sin...
198
click to vote
ISCAS
2005
IEEE
16 years 12 days ago
2005
IEEE
— Current Systems-On-Chip execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon...
146
click to vote
ISCAS
2005
IEEE
16 years 12 days ago
2005
IEEE
Abstract- This paper describes the implementation of an areaefficient and protected user memory-mapped network interface, the pbuf (Parcel Buffer), for the Data IntensiVe Architect...
180
click to vote
DFT
2003
IEEE
16 years 3 days ago
2003
IEEE
This paper discusses a hybrid optoelectronic scheme for a new interconnection network, "Tori connected mESHes (TESH)". The major features of TESH are the following: it i...