Sciweavers

3340 search results - page 270 / 668
» Teaching networking hardware
Sort
View
DATE
2000
IEEE
85views Hardware» more  DATE 2000»
15 years 11 months ago
Meeting Delay Constraints in DSM by Minimal Repeater Insertion
We address the problem of inserting repeaters, selected from a library, at feasible locations in a placed and routed network to meet user-specified delay constraints. We use mini...
I-Min Liu, Adnan Aziz, D. F. Wong
ICECCS
2000
IEEE
105views Hardware» more  ICECCS 2000»
15 years 11 months ago
Distributed Development of Complex Software Systems with Object Make
Production of a large-scale software system involves quite a few software components. It is very common to develop such software components in a distributed environment consisting...
Yasuhiro Sugiyama
ISMVL
2000
IEEE
105views Hardware» more  ISMVL 2000»
15 years 11 months ago
Computational Neurobiology Meets Semiconductor Engineering
Many believe that the most important result to come out of the last ten years of neural network research is the significant change in perspective in the neuroscience community tow...
Dan W. Hammerstrom
ISCA
1998
IEEE
122views Hardware» more  ISCA 1998»
15 years 11 months ago
Design Choices in the SHRIMP System: An Empirical Study
The SHRIMP cluster-computing system has progressed to a point of relative maturity; a variety of applications are running on a 16-node system. We have enough experience to underst...
Matthias A. Blumrich, Richard Alpert, Yuqun Chen, ...
ICCAD
1993
IEEE
134views Hardware» more  ICCAD 1993»
15 years 10 months ago
Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
In this paper, we present an integrated approach to synthesis and mapping to go beyond the combinatorial limit set up by the depth-optimal FlowMap algorithm. The new algorithm, na...
Jason Cong, Yuzheng Ding