Sciweavers

3340 search results - page 263 / 668
» Teaching networking hardware
Sort
View
DSD
2008
IEEE
136views Hardware» more  DSD 2008»
16 years 1 months ago
Flexible Baseband Architectures for Future Wireless Systems
— The mobile communication systems today, have different radio spectrum, radio access technologies, and protocol stacks depending on the network being utilized. This gives rise t...
Najam-ul-Islam Muhammad, Rizwan Rasheed, Renaud Pa...
AHS
2007
IEEE
269views Hardware» more  AHS 2007»
16 years 1 months ago
Automatic Synthesis of Fault Detection Modules for Mobile Robots
In this paper, we present a new approach for automatic synthesis of fault detection modules for autonomous mobile robots. The method relies on the fact that hardware faults typica...
Anders Lyhne Christensen, Rehan O'Grady, Mauro Bir...
ASAP
2007
IEEE
169views Hardware» more  ASAP 2007»
16 years 1 months ago
Reduced Delay BCD Adder
Financial and commercial applications use decimal data and spend most of their time in decimal arithmetic. Software implementation of decimal arithmetic is typically at least 100 ...
A. A. Bayrakci, A. Akkas
DSD
2007
IEEE
87views Hardware» more  DSD 2007»
16 years 1 months ago
On the Construction of Small Fully Testable Circuits with Low Depth
During synthesis of circuits for Boolean functions area, delay and testability are optimization goals that often contradict each other. Multi-level circuits are often quite small ...
Görschwin Fey, Anna Bernasconi, Valentina Cir...
ICC
2007
IEEE
114views Communications» more  ICC 2007»
16 years 1 months ago
An FPGA Implementation of Dirty Paper Precoder
—Dirty paper code (DPC) can be used in a number of communication network applications; broadcast channels, multiuser interference channels and ISI channels to name a few. We stud...
Pankaj Bhagawat, Weihuang Wang, Momin Uppal, Gwan ...